Information about High K Dielectric

The term high-k dielectric refers to a material with a high dielectric constant (k) (as compared to silicon dioxide) used in semiconductor manufacturing processes which replaces the silicon dioxide gate dielectric. The implementation of high-k gate dielectrics is one of several strategies developed to allow further miniaturization of microelectronic components, colloquially referred to as extending Moore's Law.

Need for high-k materials

Silicon dioxide has been used as a gate oxide material for decades. As transistors have decreased in size, the thickness of the silicon dioxide gate dielectric has steadily decreased to increase the gate capacitance and thereby drive current and device performance. As the thickness scales below 2 nm, leakage currents due to tunneling increase drastically, leading to unwieldy power consumption and reduced device reliability. Replacing the silicon dioxide gate dielectric with a high-k material allows increased gate capacitance without the concommitant leakage effects.

First principles

The gate oxide in a MOSFET can be modeled as a parallel plate capacitor. Ignoring quantum mechanical and depletion effects from the Si substrate and gate, the capacitance C of this parallel plate capacitor is given by

Where

• is the capacitor area
• is the relative dielectric constant of the material (3.9 for silicon dioxide)
• is the permittivity of free space
• is the thickness of the capacitor oxide insulator

Since leakage limitation constrain further reduction of , an alternative method to increase gate capacitance is alter by replacing silicon dioxide with a high- material. In such a scenario, a thicker gate layer might be used which can reduce the leakage current flowing through the structure as well as improving the gate dielectric reliability.

Gate capacitance impact on drive current

The drive current for a MOSFET can be written (using the gradual channel approximation) as

Where

• is the width of the transistor channel
• is the channel length
• is the channel carrier mobility (assumed constant here)
• is the capacitance density associated with the gate dielectric when the underlying channel is in the inverted state
• is the voltage applied to the transistor gate
• is the voltage applied to the transistor drain
• is the threshold voltage

It can be seen that in this approximation the drain current is proportional to the average charge across the channel with a potential and the average electric field along the channel direction. Initially, increases linearly with and then eventually saturates to a maximum when



to yield:



The term is limited in range due to reliability and room temperature operation constraints, since too large a would create an undesirable, high electric field across the oxide. Furthermore, cannot easily be reduced below about 200 mV, because is approximately 25 mV at room temperature. Typical specification temperatures < 100 °C could therefore cause statistical fluctuations in thermal energy, which would adversely affect the desired the value. Thus, even in this simplified approximation, a reduction in the channel length or an increase in the gate dielectric capacitance will result in an increased .

Materials and considerations

Replacing the silicon dioxide gate dielectric with another material adds complexity to the manufacturing process. Silicon dioxide can be formed by oxidizing the underlying silicon, ensuring a uniform, conformal oxide and high interface quality. As a consequence, development efforts have focused on finding a material with a requisitely high dielectric constant that can be easily integrated into a manufacturing process. Other key considerations include band alignment to silicon (which may alter leakage current), film morphology, thermal stability, maintenance of a high mobility of charge carriers in the channel and minimization of electrical defects in the film/interface. Materials which have received considerable attention are hafnium and zirconium silicates and oxides, typically deposited using atomic layer deposition.

It is expected that defect states in the high-k dielectric can influence its electrical properties. Defect states can be measured for example by using zero-bias thermally stimulated current, zero-temperature-gradient zero-bias thermally stimulated current spectroscopy^{[1] [2]}, or Inelastic electron tunneling spectroscopy (IETS).

Use in industry

The industry has employed oxynitride gate dielectrics since the 1990s, wherein a conventionally formed silicon oxide dielectric is infused with a small amount of nitrogen. The nitride content subtly raises the dielectric constant and is thought to offer other advantages, such as resistance against dopant diffusion through the gate dielectric.

In early 2007, Intel announced the deployment of hafnium-based high-k dielectrics in conjunction with a metallic gate for components built on 45 nanometer technologies, expected to ship in 2007.[1] At the same time, IBM announced plans to transition to high-k materials, also hafnium-based, for some products in 2008. While not identified, it is most likely the dielectrics used by these companies are some form of HfSiON. HfO2 and HfSiO are susceptible to crystallization during dopant activation annealing. NEC Electronics has also announced the use of a HfSiON dielectric in their 55 nm UltimateLowPower technology.^[3] However, even HfSiON is susceptible to trap-related leakage currents, which tend to increase with stress over device lifetime. The higher the hafnium concentration, the more severe the issue. However, there is no absolute guarantee that hafnium will be the basis of future high-k dielectrics. The 2006 ITRS roadmap predicts the implementation of high-k materials to be commonplace in the industry by 2010.

References

• Review article by Wilk et al in the Journal of Applied Physics
• Houssa, M. (Ed.) (2003) High-k Dielectrics Institute of Physics ISBN 0-7503-0906-7 ^[4]
• Huff, H.R., Gilmer, D.C. (Ed.) (2005) High Dielectric Constant Materials : VLSI MOSFET applications Springer ISBN 3-540-21081-4
• Demkov, A.A, Navrotsky, A., (Ed.) (2005) Materials Fundamentals of Gate Dielectrics Springer ISBN 1-4020-3077-0
• "High dielectric constant gate oxides for metal oxide Si transistors" Robertson, J. (Rep. Prog. Phys. 69 327-396 2006) Institute Physics Publishing^[5]
• Media coverage of March, 2007 Intel/IBM announcements^[6][7]
• Gusev, E. P. (Ed.) (2006) "Defects in High-k Gate Dielectric Stacks: Nano-Electronic Semiconductor Devices", Springer ISBN 1-402-04366X

See also

• Low-k

Notes